|
Welcome to SierraConnect! :wave:
|
|
61
|
782
|
January 2, 2024
|
|
9-Point PCB Design Checklist for DFM Compliance
|
|
1
|
34
|
July 8, 2025
|
|
Adding the proper border to a schematic diagram
|
|
0
|
12
|
July 8, 2025
|
|
How do you ensure accurate controlled impedance?
|
|
5
|
63
|
July 8, 2025
|
|
DDR3 Interface Design with STM32MP157FAC1 Using KiCad
|
|
1
|
25
|
July 3, 2025
|
|
How to Determine the Impedance of a Circuit
|
|
4
|
165
|
July 3, 2025
|
|
Optimal 6-Layer Stackup for low-speed SMD-dense boards
|
|
5
|
60
|
June 30, 2025
|
|
Seeking cost-effective alternatives to LF-HASL and ENIG
|
|
1
|
24
|
July 2, 2025
|
|
Temperature issue of EV Inverter at peak operating point
|
|
30
|
142
|
June 30, 2025
|
|
How critical Is control impedance tolerance in short RF traces?
|
|
5
|
46
|
June 30, 2025
|
|
Is My HDI Via Strategy Correct for .5mm FBGA?
|
|
9
|
63
|
May 30, 2025
|
|
Reference plane requirements for controlled impedance routing
|
|
4
|
54
|
June 21, 2025
|
|
How do you approach EMI?
|
|
8
|
102
|
June 16, 2025
|
|
Need Help: DRC Rule Error After Removing severity from the Design Rule – Rules Disappeared
|
|
2
|
29
|
July 2, 2025
|
|
Backdrilling vs. Blind Vias
|
|
6
|
132
|
May 30, 2025
|
|
Trace width guidelines for single-sided PCBs
|
|
7
|
81
|
June 18, 2025
|
|
Clarifying My Understanding of DDR3 Signal Routing
|
|
8
|
155
|
May 8, 2025
|
|
Is It Standard to Route Power Traces Before Pouring Planes?
|
|
1
|
52
|
June 17, 2025
|
|
Understanding Staggered Via Transitions in Multilayer HDI Designs
|
|
3
|
39
|
June 2, 2025
|
|
How to Length Match RGMII Data Lines — Meanders Not Forming on Shortest Trace in KiCad
|
|
6
|
74
|
April 29, 2025
|
|
Clarifying my understanding of the 8-layer PCB stack up focusing on DDR3, PMIC sequencing, and ground/power plane design
|
|
4
|
84
|
May 22, 2025
|
|
Ask Me Anything about In-Circuit Testing & Flying Probe Testing
|
|
8
|
75
|
May 14, 2025
|
|
PCB heat dissipation through air and heatsink
|
|
7
|
93
|
May 12, 2025
|
|
Ask Me Anything about SMT Assembly
|
|
10
|
128
|
June 25, 2025
|
|
What is material to be use for PCIe Gen 6.0/7.0?
|
|
5
|
49
|
May 28, 2025
|
|
Designing a Power Plane on an Internal Layer with 0.5 oz Copper
|
|
4
|
41
|
June 4, 2025
|
|
Difficulty Setting Trace Isolation Due to Close Pad Proximity in KiCad?
|
|
8
|
115
|
May 12, 2025
|
|
CPWG Height Calculation and Ground Clearance for Trace Antennas
|
|
3
|
30
|
June 2, 2025
|
|
How to implement 1.5–2.0ns delay in RGMII TXC trace for RTL8211F?
|
|
6
|
100
|
April 28, 2025
|
|
HDI Breakout for 0.4mm pitch BGA
|
|
12
|
169
|
April 15, 2025
|