|
Reference plane requirements for controlled impedance routing
|
|
4
|
154
|
June 21, 2025
|
|
Trace width guidelines for single-sided PCBs
|
|
7
|
210
|
June 18, 2025
|
|
Set the right aspect ratio and capture pad
|
|
0
|
66
|
June 17, 2025
|
|
Dk Variation with temperature in PCB Materials
|
|
6
|
191
|
June 11, 2025
|
|
CPWG Height Calculation and Ground Clearance for Trace Antennas
|
|
3
|
148
|
June 2, 2025
|
|
Understanding Staggered Via Transitions in Multilayer HDI Designs
|
|
3
|
112
|
June 2, 2025
|
|
Backdrilling vs. Blind Vias
|
|
6
|
499
|
May 30, 2025
|
|
Is My HDI Via Strategy Correct for .5mm FBGA?
|
|
9
|
184
|
May 30, 2025
|
|
How to Design a PCB Trace Antenna with Limited Datasheet Info?
|
|
1
|
90
|
May 29, 2025
|
|
Power Plane Limitations and Routing Alternatives in Multilayer PCBs
|
|
2
|
107
|
May 29, 2025
|
|
Clarifying my understanding of the 8-layer PCB stack up focusing on DDR3, PMIC sequencing, and ground/power plane design
|
|
4
|
275
|
May 22, 2025
|
|
PCB Material Comparison
|
|
5
|
392
|
May 21, 2025
|
|
Transition to Halogen-free PCB materials
|
|
5
|
156
|
May 19, 2025
|
|
DDR3 Address/Command/Clock Length Matching Clarification – Is My Understanding Correct?
|
|
3
|
252
|
May 13, 2025
|
|
Use of Teardrops in PCB Design
|
|
11
|
371
|
May 12, 2025
|
|
PCB heat dissipation through air and heatsink
|
|
7
|
216
|
May 12, 2025
|
|
Difficulty Setting Trace Isolation Due to Close Pad Proximity in KiCad?
|
|
8
|
262
|
May 12, 2025
|
|
WEBINAR HIGHLIGHT: Maintain Optimum Trace Width and Spacing
|
|
0
|
37
|
May 12, 2025
|
|
OPEN DISCUSSION: Which PCB design software do you use and why?
|
|
5
|
171
|
May 12, 2025
|
|
Routing of high-speed signals (DDR, USB) on outer layer
|
|
2
|
132
|
May 7, 2025
|
|
2-Layer vs. 4-Layer Boards for DDR3
|
|
8
|
259
|
May 2, 2025
|
|
Learning the DFM process…
|
|
0
|
39
|
May 1, 2025
|
|
How to Length Match RGMII Data Lines — Meanders Not Forming on Shortest Trace in KiCad
|
|
6
|
224
|
April 29, 2025
|
|
Fiducial on non-rectangular board
|
|
2
|
98
|
April 28, 2025
|
|
How to implement 1.5–2.0ns delay in RGMII TXC trace for RTL8211F?
|
|
6
|
331
|
April 28, 2025
|
|
Changed Default Clearance to 0.07 mm for FBGA – Do I Need to Adjust Non-BGA Signals?
|
|
3
|
120
|
April 18, 2025
|
|
Optimal PCB Stack-Up Strategy for Routing LVDS Signals in Multilayer Designs
|
|
8
|
287
|
April 16, 2025
|
|
POLL: What’s your typical PCB stack-up configuration?
|
|
0
|
63
|
April 15, 2025
|
|
HDI Breakout for 0.4mm pitch BGA
|
|
12
|
326
|
April 15, 2025
|
|
How Should I Protect a 12V DC Input in Schematic Capture?
|
|
3
|
378
|
April 14, 2025
|