|
7 routing rules for your RF design
|
|
0
|
70
|
August 20, 2025
|
|
How Do you decide Prepreg/Core thickness in 4-Layer Boards
|
|
9
|
252
|
August 18, 2025
|
|
Number of ground planes
|
|
3
|
94
|
August 14, 2025
|
|
What is the design constraint for Class3 Design?
|
|
6
|
80
|
August 13, 2025
|
|
Non-symmetric Stackup
|
|
6
|
267
|
August 12, 2025
|
|
Feasibility of Single-Layer Flexible PCBs
|
|
4
|
80
|
August 8, 2025
|
|
Calibration/De-embedding traces
|
|
4
|
83
|
August 4, 2025
|
|
Noticed a Difference in Power Section – Is It Okay to Skip LNK1/LNK2?
|
|
4
|
73
|
July 31, 2025
|
|
Open Hardware, GitHub, and KiCad: The Future of PCB Collaboration
|
|
0
|
64
|
July 24, 2025
|
|
Stiffeners requirement for flexible PCB design
|
|
5
|
104
|
July 17, 2025
|
|
Adding the proper border to a schematic diagram
|
|
9
|
170
|
July 10, 2025
|
|
How to decide which design files to share with your fabricator (video)
|
|
0
|
47
|
July 9, 2025
|
|
9-Point PCB Design Checklist for DFM Compliance
|
|
1
|
227
|
July 8, 2025
|
|
DDR3 Interface Design with STM32MP157FAC1 Using KiCad
|
|
1
|
143
|
July 3, 2025
|
|
Need Help: DRC Rule Error After Removing severity from the Design Rule – Rules Disappeared
|
|
2
|
79
|
July 2, 2025
|
|
Optimal 6-Layer Stackup for low-speed SMD-dense boards
|
|
5
|
167
|
June 30, 2025
|
|
How critical Is control impedance tolerance in short RF traces?
|
|
5
|
107
|
June 30, 2025
|
|
A Complete Guide to PCB Interfaces and Communication Protocols
|
|
2
|
127
|
June 25, 2025
|
|
Reference plane requirements for controlled impedance routing
|
|
4
|
131
|
June 21, 2025
|
|
Trace width guidelines for single-sided PCBs
|
|
7
|
195
|
June 18, 2025
|
|
Set the right aspect ratio and capture pad
|
|
0
|
59
|
June 17, 2025
|
|
Dk Variation with temperature in PCB Materials
|
|
6
|
155
|
June 11, 2025
|
|
CPWG Height Calculation and Ground Clearance for Trace Antennas
|
|
3
|
121
|
June 2, 2025
|
|
Understanding Staggered Via Transitions in Multilayer HDI Designs
|
|
3
|
97
|
June 2, 2025
|
|
Backdrilling vs. Blind Vias
|
|
6
|
390
|
May 30, 2025
|
|
Is My HDI Via Strategy Correct for .5mm FBGA?
|
|
9
|
167
|
May 30, 2025
|
|
How to Design a PCB Trace Antenna with Limited Datasheet Info?
|
|
1
|
77
|
May 29, 2025
|
|
Power Plane Limitations and Routing Alternatives in Multilayer PCBs
|
|
2
|
93
|
May 29, 2025
|
|
Clarifying my understanding of the 8-layer PCB stack up focusing on DDR3, PMIC sequencing, and ground/power plane design
|
|
4
|
237
|
May 22, 2025
|
|
PCB Material Comparison
|
|
5
|
341
|
May 21, 2025
|