We see a lot of questions around via filling strategies during layout and fabrication reviews, especially on HDI boards, BGAs, and designs targeting high-reliability assembly. I thought it would be useful to start a conversation on how to choose via fill options and what to consider from both design and fabrication perspectives.
Via filling refers to the process of filling the drilled hole (via) with resin or conductive material and then plating over it. This is often done to support solder mask over the via, prevent solder wicking on bottom-terminated components, and improve planarity for assembly, especially on dense BGA pads. There are different techniques: epoxy fill + plate nickel/copper, conductive fill, non-conductive paste fill, and capped vias.
Choosing whether to fill and what method to use depends on electrical, mechanical, and assembly requirements.
1 Like
From a fabrication standpoint, the first consideration is why you need the fill:
- Assembly reliability: If you have bottom-terminated components (e.g., BGAs) with vias in pads, unfilled vias can wick solder, leading to voids or opens. Filling + plating + capping is often recommended. If you fill a via but don’t cap it properly, or if you tent both sides without filling, air can get trapped. During reflow, that air expands and can pop the solder mask or push solder out (solder balling).
- Planarity: Filled and capped vias help maintain a flat surface for stencil printing and reflow, reducing paste deposition issues.
- Thermal/electrical needs: Certain conductive fills can help with thermal vias or thermal relief areas.
However, via fill drives cost and process complexity. Not all fab houses offer all fill types (conductive vs non-conductive), and there are minimum size/annular ring rules for reliable fill. Check your manufacturer’s notes on via diameter, aspect ratio limits, and via-in-pad requirements before you commit.
1 Like
Designers also need to document via fill clearly in fabrication notes:
- Specify the fill type: Whether it’s non-conductive epoxy, conductive-filled and plated, or capped fill.
- Tolerance and plating requirements: Communicate whether the via needs a final planar surface after fill/plating, and whether the solder mask is to cover or expose the via.
- Stack-up / via classes: Reference your controlled impedance or layer transition strategy if fill interacts with high-speed layers.
If this isn’t documented, the fab house may assume default (unfilled) vias, which can lead to assembly issues, especially on high-density boards.
The choice of fill method, the need for capping, and how via-in-pad is treated all vary with component density, assembly process, and reliability goals. Always review via fill strategies early with your fabricator and assembly partner.
For a deeper dive into via filling techniques and how they affect fabrication and assembly decisions, I recommend this article: Via Filling Techniques Designers Need to Know for PCB Fabrication.
1 Like