CGND copper and GND copper are overlapping.
Design rules should flag this clearance violation under normal circumstances.
There are times when users want to do this on purpose. It is best to use a Net-Tie type footprint in order to properly manage this situation. You should also be sure your supplied netlist has specified net-tied connections or you may find the fabricator has placed the order on hold until it has been verified as an intended design element.
Yup… 
Flaw #1: Overlapping copper pours causing shorts
Flaw #2 noticed by @daniel.beeker: More than one ground
Thanks for playing!
Personallty I would not call out the second flaw only due to net name. The 2 pin component that sits across those two nets might be a capacitor, resistor, or inductor and is most likely a required circuit element. That other net can be named anything and would not then be considered a flaw as long as the physical copper short does not exist.
Great, thanks for pointing that out! I’ll tell Dan.