# \#jitter

**URL:** https://sierraconnect.protoexpress.com/tag/jitter/195.md

[Latest](https://sierraconnect.protoexpress.com/latest.md) · [Categories](https://sierraconnect.protoexpress.com/categories.md) · [Tags](https://sierraconnect.protoexpress.com/tags.md)

---

## [How do you keep power supplies clean for clocks and other sensitive circuits?](https://sierraconnect.protoexpress.com/t/how-do-you-keep-power-supplies-clean-for-clocks-and-other-sensitive-circuits/4386)

<div class="topic-metadata">

**Author:** [@Mohamed\_Faheemuddin](https://sierraconnect.protoexpress.com/u/Mohamed_Faheemuddin)\
**Replies:** 2\
**Last updated:** [August 19, 2026, 2:25pm UTC](https://sierraconnect.protoexpress.com/t/how-do-you-keep-power-supplies-clean-for-clocks-and-other-sensitive-circuits/4386 "2026-08-19T14:25:29Z")

</div>

Clock performance can be affected by noise on its power supply, especially in designs using high-speed clocks, ADCs, or other timing-sensitive circuits. A regulator may provide the required voltage, but that doesn’t nece…

---

## [Webinar: Design Strategies for Minimizing Jitter and Insertion Loss in High-Speed PCBs](https://sierraconnect.protoexpress.com/t/webinar-design-strategies-for-minimizing-jitter-and-insertion-loss-in-high-speed-pcbs/2761)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 1\
**Last updated:** [January 30, 2025, 8:00pm UTC](https://sierraconnect.protoexpress.com/t/webinar-design-strategies-for-minimizing-jitter-and-insertion-loss-in-high-speed-pcbs/2761 "2025-01-30T20:00:27Z")

</div>

Thank you for your interest in our webinar on design strategies for minimizing jitter and insertion loss. It will be presented by Mike Schnecker of Rohde & Schwarz and Amit Bahl. Missed the webinar? Click the link below…