# Signal and Power

**URL:** https://sierraconnect.protoexpress.com/c/signal-and-power/17.md

[Latest](https://sierraconnect.protoexpress.com/latest.md) · [Categories](https://sierraconnect.protoexpress.com/categories.md) · [Tags](https://sierraconnect.protoexpress.com/tags.md)

---

## [About the Signal and Power category](https://sierraconnect.protoexpress.com/t/about-the-signal-and-power-category/25)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0

</div>

This category is for users who seek help or wish to share their experience with PCB signal and power. Our subcategories are: Impedance Signal integrity Power integrity High speed and frequency EMC and EMI Tag @Sierra…

---

## [How to Achieve Electromagnetic Compliance in Your PCBs](https://sierraconnect.protoexpress.com/t/how-to-achieve-electromagnetic-compliance-in-your-pcbs/4512)

<div class="topic-metadata">

**Author:** [@Pooja\_Mitra](https://sierraconnect.protoexpress.com/u/Pooja_Mitra)\
**Replies:** 0\
**Last updated:** [September 23, 2026, 3:53pm UTC](https://sierraconnect.protoexpress.com/t/how-to-achieve-electromagnetic-compliance-in-your-pcbs/4512 "2026-09-23T15:53:28Z")

</div>

Originally published at: https://www.protoexpress.com/blog/electromagnetic-compliance-in-pcbs/ Designing a PCB for electromagnetic compliance starts with identifying and controlling the sources of unwanted EM energy.…

---

## [Typical Signal Integrity Issues PCB Designers Should Watch Out For](https://sierraconnect.protoexpress.com/t/typical-signal-integrity-issues-pcb-designers-should-watch-out-for/4378)

<div class="topic-metadata">

**Author:** [@Mohamed\_Faheemuddin](https://sierraconnect.protoexpress.com/u/Mohamed_Faheemuddin)\
**Replies:** 0\
**Last updated:** [August 17, 2026, 1:41pm UTC](https://sierraconnect.protoexpress.com/t/typical-signal-integrity-issues-pcb-designers-should-watch-out-for/4378 "2026-08-17T13:41:07Z")

</div>

As signal rise times become faster and data rates increase, PCB traces can no longer be treated as simple electrical connections. Trace impedance, return current paths, coupling between adjacent conductors, and power …

---

## [What is Signal Propagation Delay in PCBs?](https://sierraconnect.protoexpress.com/t/what-is-signal-propagation-delay-in-pcbs/3836)

<div class="topic-metadata">

**Author:** [@Mohamed\_Faheemuddin](https://sierraconnect.protoexpress.com/u/Mohamed_Faheemuddin)\
**Replies:** 0\
**Last updated:** [January 30, 2026, 5:05am UTC](https://sierraconnect.protoexpress.com/t/what-is-signal-propagation-delay-in-pcbs/3836 "2026-01-30T05:05:47Z")

</div>

Originally published at: https://www.protoexpress.com/blog/signal-propagation-delay-pcb/ Delay is frustrating, whether in our daily lives or the devices we use for our convenience. Propagation delay/time delay inhibi…

---

## [Clarification on PCB Routing, EMI and 6 kV Surge Performance – Isolated DC-DC Input Stage](https://sierraconnect.protoexpress.com/t/clarification-on-pcb-routing-emi-and-6-kv-surge-performance-isolated-dc-dc-input-stage/3799)

<div class="topic-metadata">

**Author:** [@vanoopraja](https://sierraconnect.protoexpress.com/u/vanoopraja)\
**Replies:** 1\
**Last updated:** [January 13, 2026, 6:28pm UTC](https://sierraconnect.protoexpress.com/t/clarification-on-pcb-routing-emi-and-6-kv-surge-performance-isolated-dc-dc-input-stage/3799 "2026-01-13T18:28:14Z")

</div>

Dear Team, We have designed an isolated –48 V DC-DC power input stage and would like your guidance on the PCB routing approach with respect to EMI performance and surge immunity. System Overview Input supply: –48 V …

---

## [7 Tips and PCB Design Guidelines for EMI and EMC](https://sierraconnect.protoexpress.com/t/7-tips-and-pcb-design-guidelines-for-emi-and-emc/3780)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [January 6, 2026, 8:58am UTC](https://sierraconnect.protoexpress.com/t/7-tips-and-pcb-design-guidelines-for-emi-and-emc/3780 "2026-01-06T08:58:55Z")

</div>

Originally published at: https://www.protoexpress.com/blog/7-pcb-design-tips-solve-emi-emc-issues/ Electromagnetic interference (EMI) is associated with every electronic device we use nowadays. If you turn on your ra…

---

## [5 impedance discontinuity triggers in RF PCBs](https://sierraconnect.protoexpress.com/t/5-impedance-discontinuity-triggers-in-rf-pcbs/3430)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 2\
**Last updated:** [August 12, 2025, 1:25pm UTC](https://sierraconnect.protoexpress.com/t/5-impedance-discontinuity-triggers-in-rf-pcbs/3430 "2025-08-12T13:25:52Z")

</div>

Impedance discontinuities can sneak up on you. Watch out for layout trouble spots like: Trace-to-via transitions Component pads and connector pins Antenna feed junctions Tips to minimize reflections: • Keep trace…

---

## [The 4 problems that degrade your high-speed serial links by Prof. Eric Bogatin](https://sierraconnect.protoexpress.com/t/the-4-problems-that-degrade-your-high-speed-serial-links-by-prof-eric-bogatin/3382)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [July 22, 2025, 3:37pm UTC](https://sierraconnect.protoexpress.com/t/the-4-problems-that-degrade-your-high-speed-serial-links-by-prof-eric-bogatin/3382 "2025-07-22T15:37:46Z")

</div>

Why does your clean transmitter eye diagram turn into a scrambled mess by the time it reaches the receiver? In this webinar highlight, Prof. Eric Bogatin breaks down the four deterministic problems that sabotage high…

---

## [“All the EMC problems really start at the PCB level”](https://sierraconnect.protoexpress.com/t/all-the-emc-problems-really-start-at-the-pcb-level/3346)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [July 10, 2025, 3:50pm UTC](https://sierraconnect.protoexpress.com/t/all-the-emc-problems-really-start-at-the-pcb-level/3346 "2025-07-10T15:50:54Z")

</div>

"All the EMC problems really start at the PCB level. And then they can manifest at every level above that. Sometimes on the board, sometimes not until you’re looking at an entirely fully assembled electric vehicle city…

---

## [How do you ensure accurate controlled impedance?](https://sierraconnect.protoexpress.com/t/how-do-you-ensure-accurate-controlled-impedance/3330)

<div class="topic-metadata">

**Author:** [@atar.mittal](https://sierraconnect.protoexpress.com/u/atar.mittal)\
**Replies:** 6\
**Last updated:** [July 9, 2025, 4:01pm UTC](https://sierraconnect.protoexpress.com/t/how-do-you-ensure-accurate-controlled-impedance/3330 "2025-07-09T16:01:08Z")

</div>

Among the high-speed designs we’ve received lately, we see that getting controlled impedance right on the first try is still tricky. Between variations in actual Dk, copper roughness and stack-up tolerances, things drift…

---

## [How to Determine the Impedance of a Circuit](https://sierraconnect.protoexpress.com/t/how-to-determine-the-impedance-of-a-circuit/1013)

<div class="topic-metadata">

**Author:** [@milan](https://sierraconnect.protoexpress.com/u/milan)\
**Replies:** 3\
**Last updated:** [July 3, 2025, 6:47am UTC](https://sierraconnect.protoexpress.com/t/how-to-determine-the-impedance-of-a-circuit/1013 "2025-07-03T06:47:21Z")

</div>

Originally published at: https://www.protoexpress.com/blog/how-to-determine-impedance-circuit/ Impedance impacts how signals propagate through the board, how power is exchanged between components, and how signals lea…

---

## [Temperature issue of EV Inverter at peak operating point](https://sierraconnect.protoexpress.com/t/temperature-issue-of-ev-inverter-at-peak-operating-point/3228)

<div class="topic-metadata">

**Author:** [@ykb](https://sierraconnect.protoexpress.com/u/ykb)\
**Replies:** 30\
**Last updated:** [June 30, 2025, 7:07pm UTC](https://sierraconnect.protoexpress.com/t/temperature-issue-of-ev-inverter-at-peak-operating-point/3228 "2025-06-30T19:07:59Z")

</div>

We are using MOSFET based air cooled Inverter for EV car. Maximum current rating is 425A. MOSFET allowed temp=100°C Total MOSFETs=42. Total arms=6, Number of MOSFET in one arm=7 The loss values are found out using Alta…

---

## [“If you don’t control the energy, it will misbehave.”](https://sierraconnect.protoexpress.com/t/if-you-don-t-control-the-energy-it-will-misbehave/3319)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [June 25, 2025, 3:50pm UTC](https://sierraconnect.protoexpress.com/t/if-you-don-t-control-the-energy-it-will-misbehave/3319 "2025-06-25T15:50:57Z")

</div>

In this snippet from Trace Talks, legendary EMC expert Dan Beeker joins Amit Bahl to break down one of the most misunderstood aspects of electromagnetic compatibility: It’s not the switching output that causes the pro…

---

## [Is It Standard to Route Power Traces Before Pouring Planes?](https://sierraconnect.protoexpress.com/t/is-it-standard-to-route-power-traces-before-pouring-planes/3284)

<div class="topic-metadata">

**Author:** [@rayansayedpd](https://sierraconnect.protoexpress.com/u/rayansayedpd)\
**Replies:** 1\
**Last updated:** [June 17, 2025, 12:34pm UTC](https://sierraconnect.protoexpress.com/t/is-it-standard-to-route-power-traces-before-pouring-planes/3284 "2025-06-17T12:34:02Z")

</div>

Hi community, I’m designing a multilayer PCB for the first time and currently working on the power distribution layout. While watching a YouTube PCB design tutorial, I noticed the designer first routed a trace for a po…

---

## [How do you approach EMI?](https://sierraconnect.protoexpress.com/t/how-do-you-approach-emi/3244)

<div class="topic-metadata">

**Author:** [@atar.mittal](https://sierraconnect.protoexpress.com/u/atar.mittal)\
**Replies:** 8\
**Last updated:** [June 16, 2025, 3:14am UTC](https://sierraconnect.protoexpress.com/t/how-do-you-approach-emi/3244 "2025-06-16T03:14:53Z")

</div>

Hi everyone. Sierra has been partnering with a lot of wonderful EMI and EMC experts lately so I figured I’d start a discussion on the topic of EMI. I’ve been reviewing a few recent designs and it reminded me how much o…

---

## [WEBINAR HIGHLIGHT: Crazy-dense boards, real-world problems: Power integrity under pressure by Steve Sandler](https://sierraconnect.protoexpress.com/t/webinar-highlight-crazy-dense-boards-real-world-problems-power-integrity-under-pressure-by-steve-sandler/3239)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 1\
**Last updated:** [June 5, 2025, 12:03pm UTC](https://sierraconnect.protoexpress.com/t/webinar-highlight-crazy-dense-boards-real-world-problems-power-integrity-under-pressure-by-steve-sandler/3239 "2025-06-05T12:03:26Z")

</div>

In this webinar snippet, Steve Sandler breaks down the real-world PI challenges behind some of today’s most complex PCBs—like Intel’s Gaudi. From ultra-dense layouts and limited test access to high current demands and…

---

## [Designing a Power Plane on an Internal Layer with 0.5 oz Copper](https://sierraconnect.protoexpress.com/t/designing-a-power-plane-on-an-internal-layer-with-0-5-oz-copper/3241)

<div class="topic-metadata">

**Author:** [@rayansayedpd](https://sierraconnect.protoexpress.com/u/rayansayedpd)\
**Replies:** 4\
**Last updated:** [June 4, 2025, 4:25pm UTC](https://sierraconnect.protoexpress.com/t/designing-a-power-plane-on-an-internal-layer-with-0-5-oz-copper/3241 "2025-06-04T16:25:40Z")

</div>

I’m working on designing the power plane in Layer 5 of a multi-layer PCB. According to the datasheet, VDD\_DDR and VDDCORE should be solid power planes. I’m currently planning to route multiple power rails in this single …

---

## [How Do You Estimate Power When Datasheets Lack Current Specs?](https://sierraconnect.protoexpress.com/t/how-do-you-estimate-power-when-datasheets-lack-current-specs/3189)

<div class="topic-metadata">

**Author:** [@rayansayedpd](https://sierraconnect.protoexpress.com/u/rayansayedpd)\
**Replies:** 5\
**Last updated:** [May 30, 2025, 4:57pm UTC](https://sierraconnect.protoexpress.com/t/how-do-you-estimate-power-when-datasheets-lack-current-specs/3189 "2025-05-30T16:57:05Z")

</div>

Hi everyone, I’m working on a custom board’s power budget but struggling because key components (RTL8211F-CG PHY and STM32MP157FAC1) don’t clearly specify load currents in their datasheets. Without these numbers, I’m un…

---

## [EMI: Pinning down the noise issues](https://sierraconnect.protoexpress.com/t/emi-pinning-down-the-noise-issues/3190)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [May 15, 2025, 4:24pm UTC](https://sierraconnect.protoexpress.com/t/emi-pinning-down-the-noise-issues/3190 "2025-05-15T16:24:43Z")

</div>

"So figuring out where the problem was, finally, one of us was under the vehicle, and we’re just going step by step every single box that was hanging off the high voltage system. And there’s also this water heater. A l…

---

## [Designing Transmission Lines with Controlled Impedance in High-Speed PCB Layouts](https://sierraconnect.protoexpress.com/t/designing-transmission-lines-with-controlled-impedance-in-high-speed-pcb-layouts/3180)

<div class="topic-metadata">

**Author:** [@PoulomiG](https://sierraconnect.protoexpress.com/u/PoulomiG)\
**Replies:** 0\
**Last updated:** [May 14, 2025, 4:40pm UTC](https://sierraconnect.protoexpress.com/t/designing-transmission-lines-with-controlled-impedance-in-high-speed-pcb-layouts/3180 "2025-05-14T16:40:10Z")

</div>

Originally published at: https://www.protoexpress.com/blog/designing-transmission-lines-with-controlled-impedance-high-speed-pcb-layouts/ Imagine you’re designing PCB transmission lines for a high-speed application. …

---

## [Decoupling Capacitor Placement Rules Every PCB Designer Should Know](https://sierraconnect.protoexpress.com/t/decoupling-capacitor-placement-rules-every-pcb-designer-should-know/3118)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [April 24, 2025, 2:23pm UTC](https://sierraconnect.protoexpress.com/t/decoupling-capacitor-placement-rules-every-pcb-designer-should-know/3118 "2025-04-24T14:23:38Z")

</div>

Originally published at: https://www.protoexpress.com/blog/decoupling-capacitor-placement-guidelines-pcb-design/ Decoupling is a way of isolating signal components from composite signals based on frequency. Therefore…

---

## [Analyzing Eye Diagrams for Signal Integrity in High-Speed PCBs](https://sierraconnect.protoexpress.com/t/analyzing-eye-diagrams-for-signal-integrity-in-high-speed-pcbs/3111)

<div class="topic-metadata">

**Author:** [@Pooja\_Mitra](https://sierraconnect.protoexpress.com/u/Pooja_Mitra)\
**Replies:** 0\
**Last updated:** [April 22, 2025, 4:24pm UTC](https://sierraconnect.protoexpress.com/t/analyzing-eye-diagrams-for-signal-integrity-in-high-speed-pcbs/3111 "2025-04-22T16:24:38Z")

</div>

Originally published at: https://www.protoexpress.com/blog/analyzing-eye-diagrams-for-signal-integrity-high-speed-pcbs/ An eye diagram is one of the most effective methods for analyzing the signal integrity of your P…

---

## [WEBINAR HIGHLIGHT: Manufacturing Stacked Vias](https://sierraconnect.protoexpress.com/t/webinar-highlight-manufacturing-stacked-vias/3110)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [April 21, 2025, 4:34pm UTC](https://sierraconnect.protoexpress.com/t/webinar-highlight-manufacturing-stacked-vias/3110 "2025-04-21T16:34:31Z")

</div>

https://protoexpress.wistia.com/medias/x5vo5u1tfc This part of our webinar on via design and manufacturing highlighted important considerations when choosing between stacked and staggered vias for high-density interconn…

---

## [TRUE OR FALSE: EMC Edition](https://sierraconnect.protoexpress.com/t/true-or-false-emc-edition/3094)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [April 17, 2025, 4:20pm UTC](https://sierraconnect.protoexpress.com/t/true-or-false-emc-edition/3094 "2025-04-17T16:20:45Z")

</div>

Q: Components with high current draw are less likely to generate EMC issues. True or false? A: False. That should be obvious—high current can often correlate with more EMC issues. Q: Can reducing trace lengths he…

---

## [“So what are the guidelines for a good grounding system?” “In two minutes?”](https://sierraconnect.protoexpress.com/t/so-what-are-the-guidelines-for-a-good-grounding-system-in-two-minutes/3047)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [April 3, 2025, 4:09pm UTC](https://sierraconnect.protoexpress.com/t/so-what-are-the-guidelines-for-a-good-grounding-system-in-two-minutes/3047 "2025-04-03T16:09:33Z")

</div>

Ignacio de Mendizábal discussed the fundamentals of grounding for high-speed PCB design, emphasizing the importance of understanding whether a system is AC, DC, analog, digital, or mixed-signal. He referenced Daniel Be…

---

## [Techniques to Measure and Avoid Jitter in PCBs](https://sierraconnect.protoexpress.com/t/techniques-to-measure-and-avoid-jitter-in-pcbs/2996)

<div class="topic-metadata">

**Author:** [@PoulomiG](https://sierraconnect.protoexpress.com/u/PoulomiG)\
**Replies:** 0\
**Last updated:** [March 17, 2025, 11:38am UTC](https://sierraconnect.protoexpress.com/t/techniques-to-measure-and-avoid-jitter-in-pcbs/2996 "2025-03-17T11:38:19Z")

</div>

Originally published at: https://www.protoexpress.com/blog/techniques-to-measure-and-avoid-jitter-in-pcbs/ A signal’s deflection from its ideal rising and falling edges is called a jitter in PCB. The jitter in clock …

---

## [OPEN DISCUSSION: How do you optimize PCB stack-up for signal integrity, especially in high-speed or RF designs?](https://sierraconnect.protoexpress.com/t/open-discussion-how-do-you-optimize-pcb-stack-up-for-signal-integrity-especially-in-high-speed-or-rf-designs/2952)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 4\
**Last updated:** [March 4, 2025, 5:12pm UTC](https://sierraconnect.protoexpress.com/t/open-discussion-how-do-you-optimize-pcb-stack-up-for-signal-integrity-especially-in-high-speed-or-rf-designs/2952 "2025-03-04T17:12:00Z")

</div>

Stack-up plays a critical role in managing impedance, minimizing crosstalk, and reducing signal loss. Do you prioritize layer arrangement, dielectric selection, or reference plane placement? Share your strategies, challe…

---

## [Impact of vias in high-speed signal transmission](https://sierraconnect.protoexpress.com/t/impact-of-vias-in-high-speed-signal-transmission/2923)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [February 17, 2025, 5:28pm UTC](https://sierraconnect.protoexpress.com/t/impact-of-vias-in-high-speed-signal-transmission/2923 "2025-02-17T17:28:47Z")

</div>

Vias play a crucial role in high-speed signal transmission, but if not designed properly, they can introduce impedance mismatches, signal skew, and attenuation. Think of it like water flowing through pipes of varying …

---

## [Shielding effectiveness by Karen Burnham](https://sierraconnect.protoexpress.com/t/shielding-effectiveness-by-karen-burnham/2878)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [February 3, 2025, 4:55pm UTC](https://sierraconnect.protoexpress.com/t/shielding-effectiveness-by-karen-burnham/2878 "2025-02-03T16:55:36Z")

</div>

Effective shielding is essential for ensuring proper EMC performance, but measuring it correctly can be tricky. @karen.burnham recently highlighted critical concepts for measuring shielding effectiveness, offering pra…

---

## ["There's this thing I call the EMC fire triangle." - Karen Burnham](https://sierraconnect.protoexpress.com/t/theres-this-thing-i-call-the-emc-fire-triangle-karen-burnham/2840)

<div class="topic-metadata">

**Author:** [@lucy.sierracircuits](https://sierraconnect.protoexpress.com/u/lucy.sierracircuits)\
**Replies:** 0\
**Last updated:** [January 23, 2025, 4:54pm UTC](https://sierraconnect.protoexpress.com/t/theres-this-thing-i-call-the-emc-fire-triangle-karen-burnham/2840 "2025-01-23T16:54:53Z")

</div>

"So there’s a thing I call the EMC fire triangle, and that is, the idea that a lot of us learned as kids that to have a fire, you need three things. You need fuel and you need oxygen and you need a heat source. And if …

[Next page](https://sierraconnect.protoexpress.com/c/signal-and-power/17.md?page=1)
